The introductory VLSI design course at the University of Michigan has been o ered for over 10 years. More recently, it has been reorganized around a microprocessor design project. This paper describes the course philosophy and content, and the baseline project from which class projects begin.
Section 1. Introduction
The introductory VLSI course, EECS427, teaches mask-level layout and integrated circuit design veri cation. Since students learn most about VLSI through actually doing microsystem design, the course is organized almost entirely around term projects. Students design, in groups of two or three, primitive 8-bit microprocessors customized for applications of their choosing. All of the circuit design and layout is done by the students except for I/O pads, and a control PLA which is generated automatically from their state-machine descriptions.
Familiarity with custom design issues gives students a solid foundation for work in VLSI at any level. By learning mask-level layout, they are prepared to master any of the ASIC design methods easily, and to be involved in the development of future ASIC technologies. In addition, students learn to design integrated circuits in an environment characterized by a combination of design styles or vertical design approaches. This polygon-level experience also helps students understand and appreciate the higher-level physical design tools used in the advanced course, and gives them the background in physical design needed for developing future VLSI CAD tools.
The students have access to all of the CAD tools needed to support a full-custom design methodology. The development sequence of both the individual cells and the microprocessor chip as a whole is as follows: schematic entry, simulation, implementation (layout / placement and routing), design extraction (with parasitics), and veri cation. The nal stage of fabrication and testing is not included in this course. The proper use of simulation and veri cation tools is a central element in VLSI design. Because designs are entered rst as schematics, they can be simulated before time is spent in layout. Good design entry and circuit extraction tools also enable students to verify their designs using a Layout vs. Schematic tool. Geometric Design Rule Checks complete the veri cation of the integrated circuit geometry. By emphasizing practical experience in proper design techniques, this course gives students the ability to design VLSI circuits with good prospects for meeting performance speci cations on rst silicon.
A broad set of CAD tools is required to teach good design methodology. At the University of Michigan, a uniform set of commercial tools is incrementally introduced starting in a sophomore logic design course 1]. Our most widely used VLSI design tools are from Mentor Graphics, Cascade Design Automation, and Cadence. Table 1 lists the major tools by function, and shows yearly enrollment and speci c tool use in the courses which depend most upon them.
As shown in the table, students build on previous design automation experience as they move through the program. To design a project like the simple EECS427 microprocessor in one semester would be impossible for undergraduate students without the CAD experience that they gain in prerequisite courses. This early introduction and consistent use of design automation tools in the curriculum help students develop skills in computer use and programming, which are increasingly important to VLSI designers. 17 X X X X X X X EECS427, VLSI Design I 70 X X X X X EECS470, Computer Architecture 70 X X X EECS522, Analog ICs 20 X X X X EECS523, Digital ICs 30 X X X X X EECS525, Solid-State -Wave Circ. 9 X X X X EECS579, Digital System Testing 18 X X X EECS627, VLSI Design II 16 X X X X X X X X Table 1 : Use of commercial electronic design automation in the University of Michigan EECS curriculum presupposed, and little time is devoted to Chapters 6 or 9. The weekly assignments, summarized in Table 2 , pace the progress of projects through gate and module design, assembly of the various modules, and simulation and veri cation, enforcing use of good design methodology at each step. During the last few weeks of class, projects diverge considerably as students design various I/O systems to t their speci c application. Since designing the microprocessor requires a full semester, the assigment schedule is dictated by the project, and lectures are ordered to present necessary information at the appropriate time. For this reason, the lectures do not follow the sequence of the text. For example, lecture #11 is on adders; students turn in a previous CAD assignment that day, and begin working on their adder designs, which are due one week later. (Minor adjustments to this schedule allow teaching it as two ninety minute classes instead of three one hour classes per week.)
Schematics are entered in such a way that they can be expanded for simulation to either the gate level or transistor level. SPICE simulations are done on each leaf cell from extracted parameters, including parasitics and realistic output loading, to nd the propagation delay.
This delay is attached to the gate-level model of the cell so that the circuit can be modeled by either analog or digital simulators.
Students do their CAD designs in a class directory, which has permissions set so that the instructor, teaching assistant (TA), and grader have full access to les. Students submit the CAD homework electronically, by notifying the grader of the pathnames to designs and notes. This practice facilitates grading, as the design can be viewed, sized, etc., on the computer. Cells which have been submitted for grading can be used in other modules, but not modi ed, until they are evaluated. After the grading, which is usually completed by the next day, the best designs are highlighted. This quick feedback helps students learn from their mistakes, and quickly improve their design skills.
Four written homework assignments are also given. All except the rst of these, a review of transistor fundamentals and design of CMOS gates, are directly related to the projects. Much of the course grade depends on the CAD and written homework assignments (35% and 5%, respectively), and sti penalties are assessed on late work. This grading policy encourages students to keep on schedule, and relieves some of the pressure of having most of the grade dependent on evaluation of the nal project.
Time constraints prevent much discussion of design-for-testability; it is covered in greater depth in the advanced VLSI design course (EECS627) and in the digital system testing course (EECS579). Students are given a brief justi cation for design-for-testability, and are required to make all registers scannable unless they are otherwise directly controllable and observable.
Students improve their communication skills by giving oral design-review and nal presentations, and by writing progress and nal reports. To help them learn to condense the work of a semester into a concise written report, we require nal reports to be in the 8-page format for introductory-course projects in the VLSI Design Contest, which we hold each spring with several other universities. This contest, started at the University of Utah, was the progenitor of the National TinyChip Design Contest which was held in conjunction with the Microelectronic System Education Conference for a couple of years, and the annual Student VLSI Design Contest introduced by Mentor Graphics and several other corporations in 1994.
Section 3. Microprocessor Design Project
During the rst part of the course, students work individually, so that each learns all of the steps in full-custom design. During this time, they all design basic cells having the same function, allowing the design process to begin before teams or projects are de ned. The rst two CAD assignments involve the design of standard-cell gates, which are pitchmatched for e cient layout. Students are instructed to implement the microprocessor with datapath and control blocks, using the standard cells as glue logic, as needed. CAD assignments 3 { 9 (see Table 2 ) involve logic blocks that are pitch-matched to minimize routing in the datapath. Students are encouraged to explore various implementations for each function, and to choose one that best ts the speci cations of their project.
Since computer architecture is not a prerequisite for this course, a baseline block diagram and instruction set are given (see Fig. 1 and Table 3 ). Using a baseline project serves to synchronize the design work of class members so that the lectures cover the needed information and are presented at the right time.
Only a few of the students have a speci c project in mind at the beginning of the semester.
For those who do not, the instructor suggests a number of microcontroller applications to stimulate their creativity. It is important that projects have application-driven speci cations so that the design experience is real, rather than just an exercise. Students are encouraged to modify or expand the basic design to make it t an application of their choice. Table 4 lists the projects designed during the rst year that the course was organized around the microprocessor. The size of projects in terms of transistors ranges from 3,300 to 9,000. This variation illustrates the diversity of projects, even though they start from the same block diagram. Most of the groups modify the instruction set some- what. Some have gone so far as to add a register le or array multiplier. I/O capabilities vary widely, with some chips having keyboard interfaces and display drivers, as well as a memory interface.
The projects marked with` ' were not based on the microprocessor. For example, project 12, Fall Term, in Table 4 was a two-chip set. One of these, a densely-packed chip (over 40,000 transistors), is composed of 128 cells to be used in driving an array of ultrasound transducers. Each cell contains a six-bit latch and counter, and a pad on which the transducers are to be fabricated. The other chip generates control signals for driving up to 16 array chips.
Despite the success of some of these`di erent' projects, major departures from the baseline microprocessor are usually discouraged because they increased the students' workload and made the lectures and CAD assignments less pertinent. The project that departed most from the baseline project in the list of Winter Term projects was number 12; it has multiple data paths and some other special functions, but is still an extension of the basic microprocessor.
When students are committed to testing their projects, and adequate simulation has been done throughout the design, chips are fabricated through the MOSIS service. Designs can be tested as term projects in EECS 579, a graduate course on digital system testing, (see Table 1 ), or as directed-study projects. The test phase of the engineering cycle is particularly important because testing not only teaches test technique, but is also the strongest feedback mechanism on the design.
Six chips from the Fall Term class were fabricated and tested. At the end of the term, layout (including routing) was complete for 11 of the 14 projects. Two more were completed after class ended. All of the projects were DRC and LVS clean in the modules and had no errors in full-chip gate-level simulations of the instruction set. In addition to the chips that were fabricated, another ve were fully veri ed, and could have been fabricated, had the students been able to test them.
Two of the circuits that were fabricated are shown in Figs. 2 and 3 . Both of these simple 8-bit microprocessors, designed in MOSIS 1.2-m scalable CMOS, are accommodated very comfortably in a 2220 2250-m, 40-pin pad frame, which we supplied to the students. The digital thermostat controller is a direct implementation of the baseline processor, with its 12-bit address space, two addressing modes, and only one generalpurpose register besides the accumulator. All internal registers are scannable, and twophase clocks are generated on chip. One of the students who worked on this project also wrote an assembler for the instruction set.
The stereo controller was designed to provide stereo manufacturers with an inexpensive, high-functionality control unit, which could be used in a variety of mobile stereo system con gurations to control a radio tuner, CD player, tape player, LCD display, preampli er, and ampli er. This processor has 13 instructions, and can monitor as many as 25 input signals through a keyboard interface.
Improvements have been made to the course, primarily by encouraging students to pick projects that were close to the baseline design, by ne tuning the assignments based on previous experience, and by having the CAD tool support (scripts, process and veri cation les) better proven. These adjustments resulted in a much-needed extra week in the schedule; 12 of 13 projects were completed on time, with nal LVS, DRC, and instructionset simulation in QuickSim. Very recently, the Wide World Web (WWW) 3] has been used to provide a convenient place to which students can refer for information on the CAD assignments, homeworks, updates, changes, TA and instructor's o ce hours etc. This provides a more permanent record than e-mail, and the use of hypertext allows an organized approach that cannot be achieved by e-mail. Links to MOSIS's WWW entries also provides much useful information.
Section 4. Discussion
This course, organized around simple microprocessor projects, teaches VLSI design through a realistic project experience. Students work in teams, and have to keep up with a demanding schedule. They begin to appreciate the complexities of VLSI design, as they work at several levels of abstraction. Considerable attention is given in this course to low-level issues such as physical layout styles and bu er sizing. Students design their own simple standard-cell library and datapath components. They also gain some experience at the gate and system levels. Though the microprocessor design is admittedly primitive, it illustrates many important aspects of digital system design. Only the baseline block diagram is provided; students de ne their own memory interfaces based on class discussion, customize the instruction set, and evaluate trade-o s of various hardware approaches. They weigh the consequences of including special instructions and other special hardware modules, or accomplishing the desired functionality through software.
Though the instructor sets the global time schedule, students must manage the schedule on a daily basis, and they learn that careful, regular design practices are good investments. Students also learn to use a variety of electronic design automation tools e ciently, including such important veri cation tools as layout vs. schematic, and are brie y exposed to logic synthesis and circuit compilers, which are used in the controller design.
Students gain valuable experience in communication over the course of the semester. They have opportunities to present technical material orally in design reviews, and they are required to write concise reports. Prospective employers have been impressed with these reports. Students are also exposed to design for testability, and unless they are graduating immediately, can have their projects fabricated and test them, thus completing the design process.
Even before it was tested, one of the the fabricated chips from the Fall Term, the thermostat controller, was plugged into a breadboard assembled while the chip was in fabrication. The breadboard included a power supply, a ROM programmed using the student-written assembler, and an LCD display. To the students' delight, the system instantly functioned, scrolling the correct message on the display.
The classes that have designed the microprocessor-based project have been half to twothirds seniors (and, occasionally, a junior), with the remainder being rst-year graduate students. Most undergraduates have done as well on the project as the graduate students, presumably because they are all familiar with the basic CAD tools. Many of the graduate students have come to Michigan from other programs, and have to make up the de ciency in CAD experience.
Student evaluations emphasize equally the di culty and the rewards of the course. We are particularly concerned about the amount of time required by the microprocessor project, and would like to maintain its positive aspects while reducing the time demands. Since the microprocessor chips are pad bound, we have reduced the emphasis on area of cells to lessen the workload. Improvements in the power of workstations and reliability of our network have also helped. In addition, the two computer labs used most heavily for this class have been provided with additional local disks to avoid having to download the most commonly used software across the network. Integration of DRC and LVS with layout in Mentor Version 8 has saved much time spent previously in o -line veri cation.
Section 5. Conclusions
Through the lecture component of this course, students obtain information needed to design integrated circuits, and learn all of the steps in successful full-custom VLSI design. The methodology is reinforced by the assignments, and supported by a full complement of CAD tools.
The most important aspect of the class, however, is the experience of designing a reasonably large circuit. Because the students are able to use a great deal of their own creativity in tting the basic design to an application, they are genuinely enthusiastic about their projects. A much higher percentage of these large projects are being fully completed than was the case when projects were smaller. The quality of layout has improved because students get feedback on their work from the beginning of the term. The reports are more concise and better written than in previous years, since students are required to follow the guidelines and restrictions of the VLSI Design Contest.
Among the keys to success in this course are proper preparation of incoming students through exposure to CAD concepts in prerequisite courses; a schedule that spreads the work load over the full term; weekly feedback on the students' design work; and close coordination of lectures with homework assignments. Through this full-custom design ex-perience, students gain a solid foundation in VLSI technology, tools, and design methods, and are well prepared to go on to advanced courses. Student evaluations of the course are very positive. Perhaps the most important outcome of the course is the con dence students gain in their ability to handle large projects. One-Byte Opcode Table 3 : Instruction set and format for baseline 8-bit microprocessor.
